MON 17:23 FAX 949 6600809 →→→ USPTO

DEC 0 1 2008

Application No.: 10/640,349

Docket No.: JCLA11051-R

Ø004/009

AMENDMENT

In The Claims:

Please amend the claims as follows:

Claim 1. (previously presented) A graphics display method for continuously

displaying a plurality of graphics data on multiple display devices of a computer system that

contains a central processing unit (CPU) which has a memory controller inside, a

graphics-processing unit coupled to the memory controller, and a system memory directly

accessed by the CPU, wherein the display devices are coupled to the graphics-processing unit,

the method comprising:

providing a common clock source to the display devices and using the common clock

source to synchronize a plurality of blank periods of the display devices;

receiving a power saving signal from the CPU, the power saving signal indicates a

request for executing a power saving process by the CPU during a non-responding period of the

CPU, so as to reduce a power consumption of the CPU, wherein all of the display devices do not

indicate the graphics-processing unit to access the system memory through the memory

controller during the non-responding period of the CPU; and

executing the power saving process within a least common multiple occurrence of the

blank periods of the display devices.

Claim 2. (previously presented) The method of claim 1, further comprising a step of

detecting the upcoming least common multiple occurrence of the blank periods of the display

devices before the executing the power saving process.

Page 2 of 7

Docket No.: JCLA11051-R

Claim 3. (currently amended) The method of claim 1, wherein the blank periods can be a plurality of horizontal blank periods (HBPs) or a plurality of vertical blank periods (VBPs).

Claim 4. (currently amended) The method of claim 3, wherein the horizontal blank periods or the vertical blank periods are provided by the graphics-processing unit.

Claims 5-16 (cancelled)

Claim 17. (previously presented) A graphics display method for continuously displaying a plurality of graphics data on multiple display devices of a computer system that contains a central processing unit (CPU) which has a memory controller inside, a graphics-processing unit coupled to the memory controller, and a system memory directly accessed by the CPU, wherein the display devices are coupled to the graphics-processing unit, the method comprising:

providing a common clock source to the display devices and using the common clock source to synchronize blank periods of the display devices;

receiving a power saving signal from the CPU, the power saving signal indicates a request for executing a power saving process to make the CPU self-adjust a CPU-clock rate and a power level of the CPU during a non-responding period of the CPU, wherein all of the display devices do not indicate the graphics-processing unit to access the system memory through the memory controller during the non-responding period of the CPU; and

executing the power saving process within a least common multiple occurrence of the

Docket No.: JCLA11051-R

blank periods of the display devices.

Claim 18. (previously presented) The method of claim 17, wherein while executing the power saving process, the system memory is continuously accessed by the CPU during the non-responding period of the CPU.

Claim 19. (withdrawn-new) The method of claim 1, wherein the blank periods can be a plurality of vertical blank periods (VBPs).

Claim 20. (withdrawn-new) The method of claim 3, wherein the vertical blank periods are provided by the graphics-processing unit.

1,2/01/2008 MON 17:44 PAX 949 6600809 --- USPTO

RECEIVED CENTRAL FAX CENTER

2004/009

DEC 0 1 2008

Docket No.: JCLA11051-R

Application No.: 10/640,349

<u>AMENDMENT</u>

In The Claims:

Please amend the claims as follows:

Claim 1. (previously presented) A graphics display method for continuously

displaying a plurality of graphics data on multiple display devices of a computer system that

contains a central processing unit (CPU) which has a memory controller inside, a

graphics-processing unit coupled to the memory controller, and a system memory directly

accessed by the CPU, wherein the display devices are coupled to the graphics-processing unit,

the method comprising:

providing a common clock source to the display devices and using the common clock

source to synchronize a plurality of blank periods of the display devices;

receiving a power saving signal from the CPU, the power saving signal indicates a

request for executing a power saving process by the CPU during a non-responding period of the

CPU, so as to reduce a power consumption of the CPU, wherein all of the display devices do not

indicate the graphics-processing unit to access the system memory through the memory

controller during the non-responding period of the CPU; and

executing the power saving process within a least common multiple occurrence of the

blank periods of the display devices.

Claim 2. (previously presented) The method of claim 1, further comprising a step of

detecting the upcoming least common multiple occurrence of the blank periods of the display

devices before the executing the power saving process.

Page 2 of 7

Docket No.: JCLA11051-R

Claim 3. (currently amended) The method of claim 1, wherein the blank periods can be a plurality of horizontal blank periods (HBPs) or a plurality of vertical blank periods (VBPs).

Claim 4. (currently amended) The method of claim 3, wherein the horizontal blank periods or the vertical blank periods are provided by the graphics-processing unit.

Claims 5-16 (cancelled)

Claim 17. (previously presented) A graphics display method for continuously displaying a plurality of graphics data on multiple display devices of a computer system that contains a central processing unit (CPU) which has a memory controller inside, a graphics-processing unit coupled to the memory controller, and a system memory directly accessed by the CPU, wherein the display devices are coupled to the graphics-processing unit, the method comprising:

providing a common clock source to the display devices and using the common clock source to synchronize blank periods of the display devices;

receiving a power saving signal from the CPU, the power saving signal indicates a request for executing a power saving process to make the CPU self-adjust a CPU-clock rate and a power level of the CPU during a non-responding period of the CPU, wherein all of the display devices do not indicate the graphics-processing unit to access the system memory through the memory controller during the non-responding period of the CPU; and

executing the power saving process within a least common multiple occurrence of the

Docket No.: JCLA11051-R

blank periods of the display devices.

Claim 18. (previously presented) The method of claim 17, wherein while executing the power saving process, the system memory is continuously accessed by the CPU during the non-responding period of the CPU.

Claim 19. (withdrawn-new) The method of claim 1, wherein the blank periods can be a plurality of vertical blank periods (VBPs).

Claim 20. (withdrawn-new) The method of claim 3, wherein the vertical blank periods are provided by the graphics-processing unit.